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Abstract—In this paper, we present a channel thickness de-
pendent analytical model for MoS2 symmetric double-gate FETs
including negative capacitance (NC) effect. In the model develop-
ment, first thickness dependent model of the baseline 2D FET is
developed, and later NC effect is included in the model using the
Landau-Khalatnikov (L-K) relation. To validate baseline model
behavior, density functional theory (DFT) calculations are taken
into account to obtain numerical data for the K and Λ valley
dependent effective masses and differences in the energy levels
of N-layer (N = 1, 2, 3, 4, and 5) MoS2. The calculated layer
dependent parameters using DFT theory are further used in a
drift-diffusion simulator to obtain electric characteristics of the
baseline 2D FET for model validation. The model shows excellent
match for drain current and total gate capacitance of baseline
FET and NCFET against the numerical simulation.
Index Terms—Metal-oxide-semiconductor field-effect tran-
sistor (MOSFET), Compact modeling, molybdenum disul-
fide (MoS2), transition metal dichalcogenide (TMD), Double
Gate (DG), Negative Capacitance FET (NCFET).
I. INTRODUCTION
TO obtain performance improvement in a field-effect-transistor (FET) characteristics with scaling, many tech-
niques are being explored and replacing silicon in the channel
region with an alternative material is one of the attractive
and viable option. The potential alternative materials being
explored are germanium, silicon-germanium, III-V group ma-
terials, 2D materials etc. In the 2D materials, layered semi-
conductors like TMDs [1]–[4] (such as MoS2, MoTe2, WSe2)
along with phosphorene [5], monochalcogenides [6], [7] etc.
have drawn attention owing to their atomic-scale thickness,
superior transport properties over silicon, and dangling-bond
free interfaces for the post-silicon era [8]–[10]. In addition to
geometrical scaling, application of negative capacitance has
been demonstrated in conventional silicon and TMD channel
based devices to achieve power supply scaling [11]–[14].
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Fig. 1: (a) Schematic of the MoS2 symmetric Double Gate (DG)
Metal-Ferroelectric-Metal-Insulator-Semiconductor (MFMIS) Negative Ca-
pacitance (NC) transistor with SiO2 as insulator (dielectric). In the schematic
tfe represents thickness of ferroelectric, tox represents the oxide thickness
and tch = Nlayertlayer represents the thickness of the channel where
tlayer is the thickness of mono-layer MoS2 and Nlayer is the number of
MoS2 layers. VGate, VS and VD represents applied voltages at gate, source
and drain terminal with respect to the source terminal, respectively. The
length of channel and drain/source region are represented by Lch and LD/S,
respectively. (b) Simplified capacitance network for the same. In which VGS
is the gate to source voltage of baseline FET, Cint is the capacitance of
baseline FET, and Cfe is capacitance of ferroelectric capacitor.
The emergence of a large number of 2D layered materials
led to remarkable progress in the growth of large-scale mono-
layer to few layers MoS2 using different methods [15]–
[17]. Application of the TMD based FETs has already been
demonstrated in an inverter, a NAND gate, a static random
access memory (SRAM), and a five-stage ring oscillator based
on a direct-coupled transistor logic technology [18]. Among
TMDs, MoS2 has been projected as one of the most promising
candidate for low power electronics because of its electronic
properties [19]–[22].
SPICE models are an integral part of EDA tools to estimate
the performance of a circuit before its large-scale production.
Recently, significant efforts have been made in developing a
compact model for TMD material based FETs to estimate
the circuit performance based on these devices [23]–[28]. The
model presented in [23] has formulated the electrostatics from
an equivalent lumped capacitive network and only includes
drift component of drain current. The models presented in
[24]–[28] are developed assuming mono-layer TMD in the
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Fig. 2: Validation of explicit solution of intermediate term G against its numerical simulation obtained from (15) for (a) tri-layer and (b) penta-layer. In this
validation, 1 nm thick SiO2 is used as a gate oxide thickness. The solution of G after the second iteration shown by the circle is excellently capturing the
numerical simulation data of implicit equation. (c) Validation of compact explicit solution of surface potential against the numerical simulation data obtained
from (10) and (15) for mono-layer to penta-layer double-gate FETs at VDS = 0 V.
channel with negligible variation in the potential along the
channel thickness. Since multilayer TMDs show encouraging
results [29]–[32], therefore a dedicated model is required to
cover the device behaviour from mono-layer to multilayer. The
assumption of constant potential along channel thickness will
not be valid as the channel thickness increases from mono-
layer to multilayer.
In this work, we present a surface potential based compact
model for drain current of multilayer MoS2 symmetric double-
gate structure including NC effect extending our previous
IEEE EDTM-2019 work [33]. In this model, by including the
effect of the channel thickness, the current is calculated using
Drift-Diffusion transport. The work is presented as follows:
section II describes model formulation, result and discussion
is presented in section III and finally conclusion in section IV.
II. MODEL FORMULATION
A. Mobile Carrier Density
The band-structure of N-layer MoS2 along high symmetry
direction Γ − K − Λ − Γ is adopted from Fig. 1 (a) of the
previous work [34]. In conduction band, several energy bands
exist at Λ-valley and one degenerate energy band at the K-
valley that are very close in energy. In particular, the valley
degeneracy at the K-valley is 2N, while at the Λ-valley there
are N energy levels, with 6-fold valley degeneracy, where
N is the number of layers. For modeling purpose, we have
considered only the minimum of the conduction band at the
K-valley and the minima of the first two energy levels at the
Λ-valley.
The model of MoS2 based DG-FET is developed by con-
sidering the effect of two most relevant valleys i.e. the minima
of conduction band at K-valley (EK) and the minima of first
two energy levels at Λ-valley (EΛ1 and EΛ2 ), as discussed
earlier. The density of state (DOS) corresponding to K-valley










U(E − EΛi) (1)
where DK and DΛ are the DOS corresponding to K-valley
and Λ-valley, ~ is the reduced Planck’s constant, gs is the spin
degeneracy, gVK/Λ and mK/Λ are the valley degeneracy and
effective mass corresponding to K/Λ-valley, respectively, and
U is the step function. Note that EΛ1 and EΛ2 have the same
valley degeneracy and effective mass for N-layer MoS2.
To develop a more accurate model, differences in energy
levels ∆E1 and ∆E2 are taken into account, where ∆E1 =
EΛ1 − EK and ∆E2 = EΛ2 − EK . Now using Fermi-Dirac





DKf(E − EF )dE +
∫ ∞
EK+∆E1




DΛf(E − EF )dE
(2)
where f(E − EEF ) represents the Fermi-Dirac (FD)
distribution function. Note that in the calculation of charge
density in (2), contribution of both valleys (K and Λ) are
included.
Using DK and DΛ from (1) into (2), n can be written as
follows:
n = nK + nΛ1 + nΛ2 (3)
where















where k is the Boltzmann constant and T is the temperature
in Kelvin.
It is noticeable that (4) has terms in form of ln(1+exp(x))
and using these equations in (3) to obtain charge density
requires the integration of ln(1 + exp(x)). This integration
is complex and involves polylogarithmic function (Li2(x)),
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Fig. 3: Comparision of transfer characteristic of model against simulation
data of baseline DG-FET. The channel length of the DG-FET is 5 µm
and oxide thickness tox is 1 nm while channel thickness varies from mono-
layer to penta-layer. Transfer characteristics in panel (a) and (b) are shown at
VDS = 0.25 V and VDS = 1.0 V , respectively.
which introduces complexity in the compact model develop-
ment. Thus, the Maxwell-Boltzmann (MB) distribution is used
further in the model development.
In (4), substituting EK by −qφs, EF by −qV (where q is
the electronic charge) and using MB approximation, charge
















In (5), Vt = kT/q is thermal voltage and V is the electron
quasi-Fermi potential.
In the next section, (5) is used to calculate the surface
potential in terms of external applied terminal voltages which
is further used to develop drain current model.
B. Modeling of Surface potential
For the undoped or lightly doped channel, using the gradual-
channel approximation (GCA) [35], the Poisson’s equation













Applying the symmetric boundary condition (dφ(y)/dy = 0


















where φo is the potential at center of the channel thickness
(at y=0 in Fig. 1 (a)). The surface potential φs can be obtained
by integrating (8) from y = 0 to y = tch/2 in y-direction
corresponding to φ = φo to φ = φs. After integration of (8),
obtained potential at any point along thickness (φ(y)) and at
surface (φs) can be written as follows.















































































Fig. 4: Validation of transconductnace (gm) of model against simulation data
of baseline DG-FET. The channel length of the DG-FET is 5 µm and
oxide thickness tox is 1 nm. The transconductnace is shown for tri-layer and
penta-layer in (a) and (b), respectively.
and























In (11), the range of G is 0 to π/2 (at y = tch/2, in (9) the
argument of cosine cannot exceed π/2).
Further, boundary condition at the interface of MoS2 and
SiO2 form a relation between the G, tox, φs and VGS and is
expressed as follows:



















Using (12) into (10), an implicit expression in terms of G
can be obtained as follows:[

















Simplifying (14), we have -





















Since φs is a function of G and the calculation of G
requires a numerical solution, which reflects that φs also needs
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Fig. 5: Validation of output characteristic of baseline DG-FET of channel length (LCh) = 5 µm, and tox = 1 nm for (a) mono-layer, (b) bi-layer, (c) tri-layer,
(d) tetra-layer, and (e) penta-layer with model at different values of VGS = 0.25 V, 0.50 V, 0.75 V, and 1 V . (f) shows the validation of layer-dependent
output characteristics at VGS = 1V .
a numerical solution. To perform fast circuit simulation, an
explicit solution of (15) is desirable to improve computational
efficiency of the model. The explicit solution of G using (15)
can be obtained by following these two steps:
1 Use range of G to obtain initial guess of the φo. In this
process, using the maximum value of G (i.e. π/2), the
maximum value of φo is obtained while the minimum
value of φo is VGS−VFB . Further a unified φo is obtained
using φomax and φomin as follows:
φo = MIN [φomin, φomax,∆] (18)
In (18), the expression of MIN function is given as :






(a− b)2 + ∆
]
. (19)
where ∆ is the smoothing parameter.
2 Now, the initial guess for G is obtained by using the
calculated value of φo (from (18)) in (11). The accuracy
of obtained initial guess of G is further improved by
subtracting a correction (θ) term determined by using
Halley’s method [38]. The accuracy of G is improved
by using only two iterations, as follows:
G1 = G0 − θ
∣∣
G=G0














In (21), g′ and g′′ are first and second derivative of g with
respect to G, respectively, and g is defined as follows:
g = lnG− ln cosG+ sG tanG−H . (22)
l.
C. Drain Current Model
Drain current (IDS) model is obtained using drift-diffusion























In (23), W represents channel width, µ represents charge
mobility, and Q represents total mobile charge per unit area.
Differentiating (15) with respect to G to obtain dV /dG and
then integrating (23) from source (i.e. x = 0, V = 0, and
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Fig. 6: Validation of QG against its numerical simulation obtained using (30)
for (a) mono-layer and (b) penta-layer at 0.25 V and 1V value of VDS . In
this validation, 1 nm thick SiO2 is used as a gate oxide thickness.
G = GS) to drain (i.e. x = L, V = VDS , and G = GD), IDS







2[f(GS) − f(GD)] (25)
where



















Explicit solution of the GS and GD can be obtained from
discussion presented in previous subsection, therefore, using
the explicit solution of GS and GD, an explicit solution of
IDS is achieved.
D. Negative Capacitance (NC) Effect
The NCFET can be considered as baseline FET in series
with ferroelectric capacitor, as shown in Fig. 1 (b). Therefore,
the applied gate voltage (VGate) to the NCFET can be written
as :
VGate = Vfe + VGS (27)
where, VGS is the voltage at the gate of baseline FET and
VFE is the voltage across the ferroelectric. The voltage across
ferroelectric (Vfe) can be related to charge per unit area of
ferroelectric (Qfe) using the Landau-Khalatnikov (L-K) theory
of ferroelectric [41] and written as :





where α, β and γ are material dependent parameters,
also called Landau parameters, and tfe is the thickness of
ferroelectric film.
Qfe is gate charge (QG) per unit area for baseline FET.
Therefore, once QG is known, we can calculate Vfe using (28)
and VGS from (27). Finally, drain current can be calculated
using (25).
1) Calculation of Gate Charge (QG): The gate charge can
be obtained by integrating mobile charge density (Q) along
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Fig. 7: Comparision of transfer characteristic of model against simulation data
for symmetric MoS2 DG-NCFET. The channel length of both DG-NCFET
and baseline is 5 µm, ferroelectric thickness tfe is 20 nm, and oxide thickness
tox is 1 nm. For mono-layer, tri-layer and penta-layer at VDS = 0.25 V in
panel (a) and at VDS = 1.0 V in panel (b).
Using Q from (24) into (29) and integrating (29) along






















To calculate QG, we need to integrate G2 tanG. This
integration is complex and involves polylogritmic function of
order two and three, which complicates the compact model
development.
Here, we have used Taylor’s series expansion of tanG to
evaluate the integral G2 tanG and hence QG. The Taylor’s















The gate capacitance of baseline and NCFET can now be
calculated using (30) and (28).
III. RESULTS AND DISCUSSION
In the baseline FET model development, expressions of the
surface potential, drain current and mobile charge density are
expressed in from of intermediate parameter ”G”. Since ”G” is
in implicit form and to make the proposed model explicit, ”G”
is expressed in the explicit form. Therefore, first validation
of the explicit form of ”G” against numerical simulation of
its implicit form expressed in (15) is presented in Fig. 2 (b-
c) for tri-layer and penta-layer. A close agreement between
the explicit and numerical solution of G is obtained after two
iterations using the Halley’s method. Further, compact model
of the surface potential of the baseline FET is verified with
numerical simulation of (15) and (10) at VDS = 0 V (see
Fig. 2 (c) for all five layers). The inset of Fig. 2 (c) shows
the magnified view of surface potential which is in good
agreement with the numerical simulation results for mono-
layer to penta-layer devices.
The proposed drain-current model of basline FET is val-
idated against the numerical simulation data, with SiO2 as
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Fig. 8: Comparision of normalized gate capacitance for (a) baseline DG-FET
and (b) DG-NCFET with baseline DG-FET. The channel length of the both
DG-NCFET and baseline is 5 µm, ferroelectric thickness tfe is 20 nm, and
oxide thickness tox is 1 nm.
gate dielectric and MoS2 as channel material. A detailed
information about device parameters used in the numerical
simulation is listed in table-I. The Validation of transfer
characteristics and transconductance (gm) of baseline DG-
FET are shown in Fig. 3 (a-b) and Fig. 4 (a-b) respectively.
The model prediction shows good agreement with simulated
data. The ouput characteristics of baseline DG-FET for all
five layers at different value VGS (ranging between 0 to 1
V with interval of 0.25V) are validated and shown in Fig.
5 (a-e). Fig. 5 (f) shows a comparative prediction of output
characteristics of model and simulation data for all five layers
at VGS = 1V , where the model shows a consistent behavior
with the change in the layer thickness against simulation data.
Note that the current is almost the same beyond mono-layer
which can be understood with the help of valley switching
in the band structure as we move from mono-layer to multi-
layer. For mono-layer, majority of the mobile charge carrier
density is contributed by K-valley because the minima of
the conduction band is located at K-valley, and other lowest
energy levels at Λ (EΛ1 and EΛ2 ) valley are at higher in
energy. As the number of layers increases, K-valley moves
upwards and therefore Λ-valley becomes the conduction band
minima with energy level EΛ1 . Beyond mono-layer, K-valley
lies in between EΛ2 and EΛ1 , where EΛ1 is lowest in energy.
With an increase in the number of layers, these energy levels
(EK , EΛ1 , and EΛ2 ) come closer and in turn results in an
increase in carrier density.
In modeling of NC effect using the L-K relation, modeling
of the total gate charge (QG) is an essential requirement. In
this process, the total gate charge is formulated in subsection
D of section II. The obtained expression of the QG has a term
of integral (integral of G2 tanG) which leads to involvement
of polylogarithm terms. Since polylogarithm is not desirable
for the fast simulation in a compact model development.
Therefore, to obtain an explicit expression for the QG, Taylor
series expansion of the tanG upto 9th power of G is used
in the integration. The obtained explicit form of QG is shown
against numerical solution of (30) in Fig. 6 (a-b). Further, the
transfer characteristic of NCFET is validated against simulated
data and shown in Fig. 7 (a-b). In Fig. 8 (a), the validation
of normalized gate capacitance for baseline FET with bi-
layer MoS2 channel at different value of VDS is shown.
The validation of normalized gate capacitance of NCFET and
baseline at VDS= 0.25V for mono-layer and tri-layer is shown
in Fig. 8 (b). The model shows excellent match with simulated
data. In the simulation and model, Hf0.5Zr0.5O2 is used as
ferroelectric material for gate-stack with thickness of 20 nm.
The Landau parameters are adopted from [13] and used in
simulation and modeling. Note that in model validation, VFB ,
µ, ∆E1 and ∆E2 are used as a parameter.
TABLE I: Device Parameters Used in Simulation
Device Parameter Value
Channel Length (LCh) 5µm
Channel Permittivity (εch) 4.8εo
Channel mobility (µ) 50 cm2/(V − s)
Channel electron affinity 4.3 eV
S/D region length LS/D 200 nm
Oxide thickness (tox) 1 nm
Oxide Permittivity (εox) 3.9 εo
Oxide electron affinity 1.15 eV
Drain/Source contact work function 4.3 eV
Gate contact work function 4.75 eV
IV. CONCLUSION
In this paper, an explicit thickness dependent surface po-
tential based compact model of baseline MoS2 channel DG-
FET is presented. In addition to the baseline model, thickness
dependent model considering the negative capacitance effect
is also presented using the L-K relation. Both the baseline
and negative capacitance models are verified against the nu-
merical simulation data. The model behavior shows excellent
agreement with numerical simulation data for mono-layer
to penta-layer of MoS2 in the channel region. The explicit
nature and excellent agreement of model against simulation
data reflects model suitability for complex circuit simulation
designed using DG-FETs of mono-layer to penta-layer MoS2.
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